



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/916,715	07/27/2001	Chi-Lie Wang	3COM 3715-1	8232
22470	7590	02/25/2005	EXAMINER	
HAYNES BEFFEL & WOLFELD LLP P O BOX 366 HALF MOON BAY, CA 94019			CHANG, RICHARD	
			ART UNIT	PAPER NUMBER
			2663	

DATE MAILED: 02/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/916,715

Applicant(s)

WANG ET AL.

Examiner

Richard Chang

Art Unit

2663

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 27 July 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-48 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3,6-17,22-33 and 38-48 is/are rejected.
- 7) ☒ Claim(s) 2-6,18-21 and 34-37 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 07/27/2001.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Specification

1. The disclosure is objected to because of the following informalities in the specification: The **serial number** for a commonly owned U.S. Patent Application, entitled "NETWORK INTERFACE SUPPORTING OF VIRTUAL PATHS SUPPORTING QUALITY OF SERVICE", is **missing** (See page 1, line 11).

Appropriate corrections are required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-3, 6-17, 22-33 and 38-48 are rejected under 35 U.S.C. 102(e) as being clearly anticipated by US patent No. 6,728,265 ("Yavatkar et al.").

Regarding claims 1, 17 and 33, Yavatkar et al. teach a computer system, peripheral device and method for controlling frame transmission in connection with a network controller (a computer system, IC and method), comprising of:

a host processor (54), and

a network interface (52) coupled to the host processor (54) and to a network (53) (See Fig. 4, Col. 3, lines 3-7), the network interface (52) comprising:

a PCI bus port (72 as first port) that receives data from the host processor (54),
a network control port (52 as second port) that transmits data to the network (53),
a memory (106) that stores data packets received by the PCI bus port (72 as first port), the memory (106) being coupled to the PCI bus port (72 as first port) and to the a network control port (90 as second port) (See Fig. 5, Col. 5, lines 21-30),

a scheduler (400 as control circuit) that manages the memory as a plurality of queues having respective priorities (402,404), including logic to place a packet received from the host into one of the plurality of queues according to a quality of service parameter associated with the packet, and logic to service packets in the plurality of queues according to the respective priorities (See Fig. 5A, Col. 6, lines 18-32), and
logic (414) to dynamically allocate (416) space in said memory to the queues in the plurality of queues (See Fig. 5b, Col. 7, lines 1-18).

Regarding claims 6, 22 and 38, Yavatkar et al. further teach that a network controller (52 at the second port) further comprises circuitry for formatting packets according to a protocol compliant with a local area network (LAN) controller (an Ethernet protocol standard) (See Fig. 4, Col. 3, lines 3-7).

Regarding claims 7, 23 and 39, Yavatkar et al. further teach that a network control port (52 as second port) supports high bandwidth protocol (InfiniBand protocol standard) (See Fig. 5, Col. 5, lines 21-30).

Regarding claims 8, 24 and 40, Yavatkar et al. further teach that a network control port (52 as second port) supports a Transmission Control Protocol/Internet Protocol (TCP/IP), inherently supports the quality of service parameters comprised in the codes of frame start headers. (See Fig. 4, Col. 3, lines 9-15).

Regarding claims 9, 25 and 41, Yavatkar et al. further teach that a driver program (57 said logic to dynamically allocate space in said memory 100) may be stored flow tuples (140) in the memory (100) (maintains a list of used buffers) and may remove existing flow tuples (140) from the memory (100) (maintains a list of free buffers) for each of the plurality of queues (See Fig. 4 ad 6, Col. 3, lines 56-62).

Regarding claims 10-11, 26-27 and 42-43, Yavatkar et al. further that a driver program (57 said logic to dynamically allocate space) downloads packets to a plurality of buffers (140's in non-contiguous memory location) in a single storage array (said memory 100) (See Fig. 4, Col. 3, lines 3-7).

Regarding claims 12-13, 28-29 and 44-45, Yavatkar et al. further that a driver program (57 said logic to dynamically allocate space in said memory 100) maintains a list of free buffers and a list of used buffers for each of the plurality of queues, so that each virtual path has a free buffer list having a number of free buffers, and includes logic which releases a used buffer to the free buffer list for a queue in the plurality of queues having a lowest priority (402 smallest number of free buffers) or a highest priority (404 largest amount of traffic) (See Fig. 5A, Col. 6, lines 31-50).

Regarding claims 14-15, 30-31 and 46-47, Yavatkar et al. further that an emulated direct memory access (DMA) channels transfers the data into the appropriate

buffer (304), inherently maintains a list of buffer descriptor for corresponding buffers in said memory (100), including a variable (programmable parameter) specifying a size of the corresponding buffer, and a location of the corresponding buffer (See Fig. 5, Col. 5, lines 29-41).

Regarding claims 16, 32 and 48, Yavatkar et al. further teach that one or more FIFO memories (106) (at least one queue ... FIFO queue) through the data path (92) (See Fig. 5, Col. 5, lines 21-24).

Allowable Subject Matter

4. Claims 2-6, 18-21 and 34-37 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and if no art rejection can be applied.

Examiner's Statement of Reasons for Allowance

5. The following is an examiner's statement of reasons for allowance:

The prior art along or in combination fails to teach or make obvious the limitations that specifically comprises:

“including a timeout timer coupled with the lower priority queue which is enabled if a packet is stored in the lower priority queue and expires after a timeout interval, and including logic to preempt the higher priority queue in favor of the lower priority queue if the timeout timer expires” as recited in the dependent claims 2, 18 and 34.

“a first timeout timer coupled with the intermediate priority queue which is enabled if a packet is stored in the intermediate priority queue and expires after a first timeout interval, and including logic to preempt the higher priority queue in favor of the intermediate priority queue if the first timeout timer expires; and a second timeout timer coupled with the lower priority queue which is enabled if a packet is stored in the lower priority queue and expires after a second timeout interval, and including logic to preempt the higher priority queue and the intermediate priority queue in favor of the lower priority queue if the second timeout timer expires.” as recited in the dependent claims 3, 19 and 35,

“an first timeout timer coupled with the intermediate priority queue which is enabled if a packet is stored in the intermediate priority queue and expires after a first timeout interval, and including logic to preempt the higher priority queue in favor of the intermediate priority queue if the first timeout timer expires; a second timeout timer coupled with the lower priority queue which is enabled if a packet is stored in the lower priority queue and expires after a second timeout interval, and including logic to preempt the higher priority queue and the intermediate priority queue in favor of the lower priority queue if the second timeout timer expires, and logic to service the intermediate priority queue in favor of the lower priority queue if both the first and second timeout timers expire.” as recited in the dependent claims 4, 20 and 36, and

“logic in the network interface to execute a security process on packets in one of the plurality of queues” as recited in the dependent claims 5, 21 and 37.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard Chang whose telephone number is (571) 272-3129. The examiner can normally be reached on Monday - Friday from 8 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on (571) 272-3139. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

RLV
rkc

Richard Chang
Patent Examiner
Art Unit 2663


RICKY NGO
PRIMARY EXAMINER

2/22/05